## RECEIVED CENTRAL FAX CENTER

Atty, Docket No. OPP-GZ-2007-0009-US-00

Application No: 10/676,645

SEP 0 4 2007

## Amendments to the Claims

Please amend the Claims as shown below. This listing of Claims replaces all prior versions and listings of the Claims in this application.

## **Listing of Claims**

- 1. (Currently Amended) A semiconductor device comprising:
- a via within an insulation layer over a semiconductor substrate;
- a barrier metal layer on a surface of the via;
- a metal line comprising consisting essentially of copper in the via over the barrier metal layer having vertical side surfaces that contact the barrier metal layer;
  - a pad in a predetermined region of the metal line; and

an alloy layer on an upper surface of the metal line, wherein having a top surface of the alloy layer that is coplanar with or lower than a top surface of the insulation layer and vertical side surfaces that contact the barrier metal layer within the via, and wherein the alloy layer comprises consists essentially of copper and a low melting point metal selected from the group consisting of aluminum, lead, and silver.

- 2. (Canceled)
- 3. (Canceled)
- 4. (Previously Presented) The semiconductor device of claim 1, wherein a thickness of the alloy layer is less than a thickness of the metal line.
- 5. (Previously Presented) The semiconductor device of claim 1, further comprising a protection layer comprising silicon nitride or silicon oxynitride on the metal line except for the predetermined region.

Atty. Docket No. OPP-GZ-2007-0009-US-00 Application No: 10/676,645

- **6.** (Canceled)
- 7. (Canceled)
- (Previously Presented) The semiconductor device of claim 5, wherein a width of 8. the pad is less than a width of the via.
  - 9-20. (Canceled)
  - 21. (Canceled)
- (Previously Presented) The semiconductor device of claim 1, wherein a width of 22. the pad is less than a width of the via.
- (Previously Presented) The semiconductor device of claim 1, wherein the barrier 23. metal comprises a metal selected from a group consisting of Ti, Ta, TiN, and TaN.
- (Previously Presented) The semiconductor device of claim 1, wherein the barrier 24. metal has a thickness between 200 and 800 Å.
  - 25. (Canceled)
  - (Canceled) 26.
- (Previously Presented) The semiconductor device of claim 1, wherein the 27. insulation layer comprises an oxide layer.
- (Previously Presented) The semiconductor device of claim 23, wherein the 28. barrier metal layer prevents the diffusion of copper from the metal line into the substrate.

## Page 4 of 10

Atty. Docket No. OPP-GZ-2007-0009-US-00 Application No: 10/676,645

LAW OFFICES OF

- (Previously Presented) The semiconductor device of claim 1, wherein the alloy 29. layer is completely within the via.
- 30. (Previously Presented) The semiconductor device of claim 1, wherein the barrier metal layer covers all surfaces of the via.
- (Previously Presented) The semiconductor device of claim 5, wherein the alloy 31. layer is exposed through an opening in the protection layer.
- (Previously Presented) The semiconductor device of claim 1, wherein the barrier 32. metal has a thickness of ~500 Å.
  - 33. (Canceled)
- (Previously Presented) The semiconductor device of claim 1, wherein the barrier 34. metal layer contacts the substrate.
- (Previously Presented) The semiconductor device of claim 5, wherein the pad is 35. exposed through an opening in the protection layer.
- (Previously Presented) The semiconductor device of claim 1, wherein the alloy 36. layer comprises copper and aluminum.
- (Previously Presented) The semiconductor device of claim 1, wherein the alloy 37. layer comprises copper and either lead or silver.